

ABSTRACT

Each signal generating circuit for generating a CS
signal, an address signal, a data signal or an R/W signal
5 of a memory to be tested, and a test setting control
circuit for generating a control data of these signal
generating circuits are provided. The signal generating
circuits and the test setting control circuit have shift
registers, and a control data and a test data are serially
10 input to these shift registers from external terminals.